-FORM PTO-1449 (Modified)			ATTY. DOCKET NO. BU9-97-224B		SERIAL NO.	P 70	1111111
	NTS AND PUBLICATIONS N DISCLOSURE STATEMEN		T'S APPLICANT: P. Hongsinger et al.		09/678,742	8742	
(Use several sheets if necessary)			FILING DATE: Concurrently		GROUP: 2825 Unassigned	3/6/	
REFERENCE	DESIGNATION	U.	S. PATENT DOCUMENTS		_	کر 	
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILINC (IF AI	
' W	5,430,602	≥3:37:93	7 95 Chin et al.		/		
	5,637,900	≥4±6±95₹	10 97 Ker et al.		¥		
	5,610,427	-4=2 2=9 6=	3197 Shida		Δ		
<u> </u>	5,063,429	<u>9-17-90</u>	Crafts				
		FORE	' EIGN PATENT DOCUMENTS	S			
	DOCUMENT	DATE			SUBCLASS	TRANS	LATI
	NUMBER		COUNTRY	CLASS		YES	N
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		-	ling Author, Title, Date, Perti			, IEEE, 19	996, p
W		-				', IEEE, 1º	996, p
W	A. G. George, et al. 699-708.	., "Packaging Alte		Silicon on MCM and	PWB Substrates ⁷	23.	
W	A. G. George, et al. 699-708. M, Ker, et al., "Wh	., "Packaging Alte	ernatives to Large Silicon Chips: Toled	Silicon on MCM and VLSI", IEEE, June 19	PWB Substrates*	23.	
W	A. G. George, et al. 699-708. M. Ker, et al., "When P. Zuchowski, et al.	., "Packaging Alte	ernatives to Large Silicon Chips: Toled Solution Design for Submicron CMOS V	Silicon on MCM and VLSI", IEEE, June 19 Jance ASICs", ASIC 1	PWB Substrates* 97, pp. 1920-192 997 Conference.	23.	age t
W	A. G. George, et al. 699-708. M. Ker, et al., "When P. Zuchowski, et al. B. Basaran, et al., "	., "Packaging Alte nole-Chip ESD Pro ., "I/O Impedance Latchup-Aware P	ernatives to Large Silicon Chips: Toled Solution Design for Submicron CMOS V	Silicon on MCM and VLSI", IEEE, June 19 nance ASICs", ASIC 1 g of Custom Analog C	PWB Substrates" 197, pp. 1920-192 1997 Conference. Cells", IEEE, 199	23. no po 23, pp. 415	age \$
W	A. G. George, et al., 699-708. M. Ker, et al., "When the second of the	., "Packaging Alte nole-Chip ESD Pro ., "I/O Impedance Latchup-Aware P	ernatives to Large Silicon Chips: Toled Solution Design for Submicron CMOS Ver Matching Algorithm for High-Perform lacement and Parasitic-Bounded Routing	Silicon on MCM and VLSI", IEEE, June 19 nance ASICs", ASIC 1 g of Custom Analog C ctrostatic Discharge P	PWB Substrates" 197, pp. 1920-192 1997 Conference. Cells", IEEE, 199	23. no po 23, pp. 415	age \$
W	A. G. George, et al. 699-708. M. Ker, et al., "Wh. P. Zuchowski, et al. B. Basaran, et al., "A. B. Rodgers, et al., "A.	., "Packaging Alte nole-Chip ESD Pro ., "I/O Impedance Latchup-Aware P . System Engineer "Attacking ESD",	ernatives to Large Silicon Chips: Toled Solution Design for Submicron CMOS Ver Matching Algorithm for High-Perform lacement and Parasitic-Bounded Routing ing Approach to Design of On-Clip Electrical Control of Chip Electrical Control of Chip Electrical C	Silicon on MCM and VLSI", IEEE, June 19 nance ASICs", ASIC 1 g of Custom Analog C ctrostatic Discharge P	PWB Substrates" 197, pp. 1920-192 1997 Conference. Cells", IEEE, 199 rotection", IEEE	23. no p. 23, pp. 415 , 1996, pp	age \$
W	A. G. George, et al. 699-708. M. Ker, et al., "Wh. P. Zuchowski, et al. B. Basaran, et al., "A. B. Rodgers, et al., "A.	., "Packaging Alte nole-Chip ESD Pro ., "I/O Impedance Latchup-Aware P . System Engineer "Attacking ESD",	ernatives to Large Silicon Chips: Toled States of the Content of t	Silicon on MCM and VLSI", IEEE, June 19 nance ASICs", ASIC 1 g of Custom Analog C ctrostatic Discharge P	PWB Substrates" 197, pp. 1920-192 1997 Conference. Cells", IEEE, 199 rotection", IEEE	23. no p. 23, pp. 415 , 1996, pp	age \$
W	A. G. George, et al. 699-708. M. Ker, et al., "When the second of the s	"Packaging Alte nole-Chip ESD Pro "I/O Impedance Latchup-Aware P System Engineer Attacking ESD",	ernatives to Large Silicon Chips: Toled States of the Content of t	Silicon on MCM and VLSI", IEEE, June 19 nance ASICs", ASIC 1 g of Custom Analog C ctrostatic Discharge P. nly. tion Transistors", EOS	PWB Substrates" 197, pp. 1920-192 1997 Conference. Cells", IEEE, 199 rotection", IEEE	23. no p. 23, pp. 415 , 1996, pp	age \$ 5-421.
W	A. G. George, et al. 699-708. M. Ker, et al., "Wh. P. Zuchowski, et al. B. Basaran, et al., "A. B. Rodgers, et al., "S. Beebe, "Methodo 275. W. Russell, "Defuse	"Packaging Alterole-Chip ESD Proceeding of the Proceeding ESD Proceeding ESD Proceeding ESD", and the Proceeding ESD", an	ernatives to Large Silicon Chips: Toled States of the Content of t	Silicon on MCM and VLSI", IEEE, June 19 tance ASICs", ASIC 1 g of Custom Analog C ctrostatic Discharge P nly. tion Transistors", EOS 5, 1995, p. 115 only.	PWB Substrates" 197, pp. 1920-192 1997 Conference. Cells", IEEE, 199 rotection", IEEE	23. no po	5-421. 2. 22-2 pp. 26:
V	A. G. George, et al. 699-708. M. Ker, et al., "Wh. P. Zuchowski, et al. B. Basaran, et al., "A. B. Rodgers, et al., "A. B. Rodgers, et al., "S. Beebe, "Methodo 275. W. Russell, "Defus C. Duvury, et al., "pp. 690-702.	"Packaging Alterole-Chip ESD Proceeding of Proceeding ESD Proceeding ESD Proceeding ESD", and a support of ESD of ESD: A Pervasive	ernatives to Large Silicon Chips: Toled States of the Content of t	Silicon on MCM and VLSI", IEEE, June 19 nance ASICs", ASIC 1 g of Custom Analog C ctrostatic Discharge P. nly. tion Transistors", EOS 6, 1995, p. 115 only. es", Proceeding of the	PWB Substrates" 197, pp. 1920-192 1997 Conference. 1987 Cells", IEEE, 199 1987 rotection", IEEE 1988 S/ESD Symposium 1988 EIEEE, Vol., 81	23. no po	5-421. 2. 22-2 pp. 26.
X	A. G. George, et al. 699-708. M. Ker, et al., "Wh. P. Zuchowski, et al. B. Basaran, et al., "A. B. Rodgers, et al., "A. B. Rodgers, et al., "S. Beebe, "Methodo 275. W. Russell, "Defus C. Duvury, et al., "pp. 690-702.	"Packaging Alterole-Chip ESD Proceeding of Proceeding ESD Proceeding ESD Proceeding ESD", and a support of ESD of ESD: A Pervasive	ernatives to Large Silicon Chips: Toled States of the Content of t	Silicon on MCM and VLSI", IEEE, June 19 nance ASICs", ASIC 1 g of Custom Analog C ctrostatic Discharge P. nly. tion Transistors", EOS 6, 1995, p. 115 only. es", Proceeding of the	PWB Substrates" 197, pp. 1920-192 1997 Conference. 1987 Cells", IEEE, 199 1987 rotection", IEEE 1988 S/ESD Symposium 1988 EIEEE, Vol., 81	23. no po	5-421. 2. 22-2 pp. 26